Placement and Clock Network Synthesis for Single Flux Quantum (SFQ) Logic Circuits

Sponsor: Intelligence Advanced Research Projects Activity (IARPA)

In this project new algorithms for placement and clock network synthesis for large scale SFQ circuits a re developed and implemented. The goal is to maximize the circuit performance in terms of maximum clock frequency, considering special characteristics of SFQ technology.