

Effects of Non-Uniform Substrate Temperature on the Clock Signal Integrity in High Performance Designs

Amir H. Ajami and Massoud Pedram

University of Southern California

Kaustav Banerjee

Stanford University



CICC'01

May 8th, 2001



1

Presentation Outline

- ◆ Introduction
- ◆ Analysis of Chip Temperature Profile
- ◆ A Non-Uniform Temperature-Dependent Performance Metric
- ◆ Effects on the Clock Skew
- ◆ Summary

CICC'01

2

Sources of Chip Power Dissipation

- ◆ Chip temperature increase is proportional to the increase in chip power dissipation
- ◆ Devices: Closer to the heat sink
 - Dynamic Power: $\propto CV^2f \rightarrow$ most significant
 - Leakage Power: increases with scaling
- ◆ Interconnects: Farther from the heat sink
 - Joule Heating: $\propto I^2R$

CICC'01


3

Average Chip Thermal Model

- ◆ 1-D heat conduction model:

$$T_{Die} = T_A + R_n \left(\frac{P}{A} \right)$$

- $T_{Die} = 120 \text{ }^\circ\text{C}$ (180 nm)
- $R_n = 4.75 \text{ cm}^2 \text{ }^\circ\text{C/W}$
- Assuming fixed packaging and cooling technologies, T_{Die} can be calculated for any technology node



CICC'01

4

Thermal Effects in Interconnects


- ◆ Die power dissipation density remains approximately constant with the scaling down of feature size (*ITRS '99*)
- ◆ Interconnect Joule heating plays a very important role in the interconnect thermal profile
- ◆ By scaling, long global interconnects getting more closer to the substrate

CICC'01

5

Interconnect Temperature Distribution

◆ *Im and Banerjee (IEDM 2000)*



50 nm Node

CICC'01

6

Presentation Outline

- ◆ Introduction
- ◆ Analysis of Chip Temperature
- ◆ Non-Uniform Temperature Dependent Performance
- ◆ Effects on the Clock Skew
- ◆ Summary

CICC'01

7


Full Chip Thermal Modeling

Three dimensional heat conduction in steady state

$$\nabla^2 T = 0$$

With an effective heat generation Q in the interconnect and a constant thermal conductivity k


$$\nabla^2 T + \frac{Q}{k} = 0$$



CICC'01

8

1-D Heat Equation for Interconnects



$$\frac{d^2 T_{line}}{dx^2} = -\frac{Q}{k_m}$$

$$Q = q_1 - q_2$$

$$\frac{d^2 T_{line}(x)}{dx^2} = \lambda^2 T_{line}(x) - \lambda^2 T_{ref}(x) - \theta$$

$$f(L, t_m, k_m, t_{ins}, k_{ins}, I_{rms}, R_E)$$

λ and θ are constants

CICC'01

9

Assumptions


- ✦ Heat transfer in long interconnects takes place along the length of the line only
- ✦ Thermal conductivities k_m and k_{ins} remain constant
- ✦ Energy is only exchanged through the bottom side of the line
 - Four side walls and top side are adiabatic
 - Substrate acts as the heat-sink for the interconnect

CICC'01

10

Parameters Affecting $T_{line}(x)$


- ✦ RMS current
- ✦ Insulator thickness
- ✦ Wire width
- ✦ Insulator thermal conductivity
- ✦ Substrate temperature




CICC'01

11

Uniform Substrate Temperature



(NTRS'97)




CICC'01

12

Non-Uniform Substrate Temperature

- ✦ Substrate temperature is generally non-uniform
 - Functional block clock gating or dynamic power management can result in significant switching activity variations across a chip
 - Thermal propagation time constant is much larger than the signal propagation time constant



CICC'01

13

Presentation Outline

- ✦ Introduction
- ✦ Analysis of Chip Temperature
- ✦ Non-Uniform Temperature Dependent Performance
- ✦ Effects on the Clock Skew
- ✦ Summary


CICC'01

14

Temperature Dependency of Resistance

- Electrical resistance is dependent on temperature

$$r(x) = \rho_0 (1 + \beta T(x))$$



- ρ_0 : resistance per unit length at reference temperature
- β : temperature coefficient of resistance ($1/^\circ\text{C}$)
- 5-6% delay increase for each 20-degree *uniform* temperature increase

CICC'01

15

Non-Uniform Interconnect Thermal Profile


- Long global interconnects span a large area
 - High probability of experiencing the substrate thermal non-uniformities
- Assuming a uniform substrate thermal profile can result in overestimating performance degradation due to temperature
 - Introduces error in wire-planning for different optimization steps

CICC'01

16

Non-Uniform Temperature-Dependent Delay

◆ Distributed RC delay model



$$D = R_d(C_L + \int_0^L c_o(x)dx) + \int_0^L r_o(x)(\int_x^L c_o(\eta)d\eta + C_L)dx$$

$$D = D_0 + (c_o L + C_L)\rho_o\beta \int_0^L T(x)dx - c_o\rho_o\beta \int_0^L xT(x)dx$$



D_0 is the Elmore delay model at 0 °C

CICC'01

17

Non-Uniform Thermal Effects on Delay Degradation

◆ Assume two exponential thermal profiles




CICC'01

18

Directional Thermal Profile

- ◆ An increasing (decreasing) thermal profile is equivalent to a decreasing (increasing) sizing profile in a uniform resistance wire



- ◆ An increasing thermal profile has a better performance than a decreasing thermal profile (optimal wire sizing)

CICC'01

19

Presentation Outline

- ◆ Introduction
- ◆ Analysis of Chip Temperature
- ◆ Non-Uniform Temperature Dependent Performance
- ◆ Effects on the Clock Skew
- ◆ Summary

CICC'01

20

Clock Net Routing


- ✦ Clock is the signal most vulnerable to the underlying thermal non-uniformities
 - Usually driven with the highest average current
 - Has long global segments in the topmost metal layers
- ✦ Clock nets must maintain a near-zero skew among their sinks to guarantee the correct functionality of the circuit

CICC'01

21

H-Tree Example

- ✦ Consider H-Tree clock net




- ✦ Balance loads at the merging point in H-Tree to assure zero-skew at two ends of each branch

CICC'01

22

Determining the Branching Point

- ✦ With equal load at each endpoint of the wire segment, the branching point is the middle point
- ✦ With a non-uniform interconnect thermal profile, the branching point, x , becomes dependent on the thermal profile



CICC'01

23

Optimum Location of the Branching Point

- ✦ Using the temperature-dependent delay model, the optimal location of the branching point is calculated as:

$$\beta \int_0^{l^*} T(x) dx + l^* - A = 0 \quad \text{A is a constant}$$


- ✦ With a symmetric non-uniform thermal profile, the branching point is still at $l^* = L/2$

CICC'01

24

Discussion

- In a gradually decreasing (increasing) thermal profile, optimal length l^* has to be less than (greater than) $L/2$



CICC'01

25

Experimental Results

$T_{line}(x)$	<i>params</i>	$l = l^*$	$l = L/2$ skew%
$T(x) = ax + b$ $a = \frac{T_H - T_L}{L}$ $b = T_L$	$T_H=170, T_L=90$	1042	5.42
	$T_H=170, T_L=110$	1032	3.98
	$T_H=170, T_L=130$	1021	2.65
$T(x) = a \cdot e^{-bx}$ $b = \frac{1}{L} \ln\left(\frac{T_H}{T_L}\right)$ $a = T_H$	$T_H=170, T_L=90$	957.5	5.24
	$T_H=170, T_L=110$	968.66	3.63
	$T_H=170, T_L=130$	979.5	2.40
$T(x) = T_{max} \cdot e^{-\frac{(x-\mu)^2}{2\sigma^2}}$	$\mu=2000, \sigma=1000$	1210	7.78
	$\mu=1000, \sigma=400$	1000	0.0
	$\mu=300, \sigma=700$	911	9.57

$L=2000 \mu m$

CICC'01

26

Effects of Non-Uniform Temperature on EDA Tools and Techniques

- ✦ Interconnect non-uniform thermal profile can affect many design optimizations:
 - Optimal layer assignment
 - Buffer insertion
 - Wire sizing
 - Gate sizing

CICC'01

27

Summary

- ✦ Peak temperatures in ICs increase with technology scaling in spite of constant power density on dies
- ✦ Different switching activities in the substrate give rise to thermal gradients in interconnect lines
- ✦ Non-uniformities in the substrate temperature profile greatly impact the interconnect delay
- ✦ Such effects were analyzed for a clock tree in the presence of a non-uniform line temperature

CICC'01

28