

Analysis of Jitter due to Power-Supply Noise in Phase-Locked Loops

Payam Heydari, Massoud Pedram
Department of EE-Systems,
University of Southern California,
Los Angeles, CA 90089

OUTLINE

- INTRODUCTION
- PLL NOISE SOURCES
- POWER SUPPLY NOISE
- VCO PHASE NOISE & PLL TIMING JITTER
- EXPERIMENTAL RESULTS
- CONCLUSION

INTRODUCTION

- PLLs are ubiquitous in RF and mixed signal circuits
- The phase-lock concept is fundamental in any situation where some form of feedback is used to synchronize some local periodic event with some observable external event
- Most high-speed microprocessors and memories employ phase locking to suppress timing skews

PLL APPLICATIONS


- Clock and data recovery
- Clock generation for microprocessors
- Frequency synthesis
- Demodulation of FM signals
- Coherent demodulation of AM signals
- Local oscillator design for cellular phones, cable modems, and radios

PLL DESIGN SPECIFICATIONS


- Lock range
- Capture range
- Acquisition time

- **Jitter**

➤ Cycle-to-cycle jitter:




- The PLL timing jitter can cause serious problems in a system which uses the PLL



PRIOR WORK


- Oscillator phase noise due to the device noise
 - Using an LTI feedback system approach to analyze the phase noise (*Razavi, JSSC'96*)
 - Using an LTV model and stochastic differential equations to analyze the phase noise (*Hajimiri, JSSC'98*) (*Demir, DAC'98*)
- Oscillator jitter due to power supply noise
 - Using a deterministic frequency modulation model (*Hertzel, CICC'98*)

NOISE SOURCES IN PLL




POWER SUPPLY NOISE

Impulsive noise



Sinusoidal noise



MODELING THE SINUSOIDAL NOISE

- When a large decoupling capacitor is present in the circuit, the supply noise is modeled as a sinusoidal waveform with a random maximum amplitude and a uniformly distributed random phase shift in

$$[-\pi, \pi]$$


$$v_n(t) = V_{n, \max}[k] \sin(\omega_0 t + \theta) \quad kT \leq t \leq (k+1)T$$

$$V_{n, \max}[k] = V_{n, \max}(kT) \quad k = 0, 1, 2, \dots$$

- $v_n(t)$ is a wide-sense stationary process, therefore:

$$\eta_{v_n} = 0 \quad R_{v_n}(\tau) = \frac{E\{V_{n, \max}^2[k]\}}{t_r} \cos(\omega_0 \tau)$$

MODELING THE IMPULSIVE NOISE




$$v_n(t) = \sum_{k=0}^{\infty} V_{n, \max}[k] \text{trpz}\left(\frac{t-kT}{\tau[k].t_r}\right)$$

$V_{n, \max}[k]$ and $\tau[k]$ are independent stochastic processes.

MODELING THE IMPULSIVE NOISE

- The pulse width of the supply noise is very small compared to the clock period



- When a small decoupling capacitor is present in the circuit, the power supply noise is modeled as an impulse train with a uniformly-distributed random shift in $[0, T]$ and normally distributed random amplitude

MODELING THE IMPULSIVE NOISE

- $s(t)$ is a wide-sense cyclo-stationary stochastic process

Theorem:

If $s(t)$ is a cyclo-stationary process and λ is a uniformly distributed random variable in the interval $[0, T_r]$ and independent of $s(t)$, then the process:

$$v_n(t) = s(t - \lambda)$$



is a stationary process with the following statistics:

$$\eta_{v_n} = \frac{1}{T_r} \int_0^{T_r} \eta_s(t) dt \quad R_{v_n}(\tau) = \frac{1}{T_r} \int_0^{T_r} R_s(t + \tau, t) dt \quad S_{v_n}(\omega) = \frac{1}{T_r} S_{V_{n, \max}}(e^{j\omega}) |X_\delta(\omega)|^2$$

$$\eta_{v_n} = E\{V_{n, \max} [k]\} \quad R_{v_n}(\tau) = \frac{\sigma_{V_{n, \max}}^2}{T_r} \delta(\tau) \quad S_{v_n}(\omega) = \frac{\sigma_{V_{n, \max}}^2}{T_r}$$

PHASE NOISE OF THE VCO

- A VCO implemented as a five-stage fully differential ring oscillator exhibits good current-frequency linearity



- The VCO excess frequency is calculated as:

$$\Delta f(t) = \frac{kWv_{sat}C_{ox}}{2NC_{eq}V_{ref}(kWv_{sat}C_{ox}r_{DS}+1)} \cdot v_n(t)$$

PHASE NOISE OF THE VCO

- The autocorrelation of $\Delta f(t)$ is a *linear* function of the autocorrelation of v_n

$$R_{\Delta f}(\tau) = K_{VCO}^2 R_{v_n}(\tau)$$

- The phase noise of the VCO is:

$$S_{\Phi_n}(\omega) = \frac{K_{VCO}^2}{\omega^2} S_{v_n}(\omega) = \begin{cases} \frac{K_{VCO}^2}{\omega^2} \cdot \frac{\sigma_{v_n, \max}^2}{t_r} & \text{Impulsive noise} \\ \frac{\pi K_{VCO}^2}{2\omega^2} \cdot (\delta(\omega + \omega_n) + \delta(\omega - \omega_n)) & \text{Sinusoidal noise} \end{cases}$$

TIMING JITTER OF THE VCO


- The timing jitter of the VCO is the standard deviation of the timing uncertainty:

$$\sigma_\tau^2 = \frac{2}{2\pi^2 f_{clock}^2} (R_{\Phi_n}(0) - R_{\Phi_n}(\tau)) = \begin{cases} \frac{K_{VCO}^2}{2\pi^2 f_{clock}^2} \left(\frac{\sigma_{V_n, \max}^2 |\tau|}{t_r} \right) & \text{Impulsive noise} \\ \frac{K_{VCO}^2}{2\pi^2 f_{clock}^2} (1 - \cos(\omega_n \tau)) & \text{Sinusoidal noise} \end{cases}$$

PLL TIMING JITTER

$$S_{\Phi_0}(\omega) = |H_{PLL}(\omega)|^2 S_{\Phi_n}(\omega)$$

- Assume that the loop filter is narrowband. Hence the PLL transfer function exhibits a dominant pole



$$S_{\Phi_0}(\omega) = \left| \frac{1/(RK_{PFD})}{1 + (j\omega M)/(RK_{VCO} K_{PFD})} \right|^2 S_{\Phi_n}(\omega)$$

$s_{p2} = -\frac{RK_{VCO} K_{PFD}}{M}$

PLL TIMING JITTER (cont'd)

$$jitter_{\Phi_0}(\tau) = \sqrt{\left(\frac{K_{VCO}^2}{2K_{PFD}} \frac{\sigma_{Vn,\max}^2}{sp_2^2 t_r}\right)} (1 - \exp(-sp_2|\tau|))$$


Impulsive noise

$$jitter_{\Phi_0}(\tau) = \sqrt{\left(\frac{K_{VCO}^4}{2\omega_n^2 M^2} \cdot \frac{\sigma_{Vn,\max}^2}{t_r}\right)} \left(\frac{1}{\omega_n^2 + sp_2^2}\right) (1 - \cos(\omega_n \tau))$$

Sinusoidal noise


PHASE-FREQUENCY DETECTOR

- Does not suffer from false lock
- The input signal and the VCO output are exactly in phase
- The lock is attained very quickly



CHARGE-PUMP CIRCUIT


- The zero introduced by the resistor causes a smooth and non-oscillatory transition.
- The glitch produced by the voltage drop across resistor is dampened by a 0.2pF capacitor




VOLTAGE-CONTROLLED OSCILLATOR

The wide-swing cascode current tail:

1. increases the Power-Supply Rejection Ratio (PSRR)
2. protects the VCO frequency from the supply variations




DESIGN OF BANDGAP REFERENCE



- The circuit generates a fixed 0.8V
- It exhibits 0.88% variation in response to a temperature variation of 10-130°C and 0.37% variation in response to a supply variation of 1.8-3.2V

EXPERIMENTAL SETUP



CONCLUSION

- A mathematical model for calculating the power supply noise induced timing jitter in PLLs was presented
- The model relies on the stochastic modeling of the power supply noise
- The effect of the power supply noise on the phase noise of the VCO was analyzed and expressed in closed form
- The PLL timing jitter was determined using the phase noise of the VCO
- A PLL was designed and our mathematical model was utilized to predict the timing jitter
- Experimental results show the accuracy of our model