POWER ANALYSIS AND OPTIMIZATION


Massoud Pedram
University of Southern California
Department of EE-Systems
Los Angeles CA 90089


USC M. Pedram

Outline

- Motivation and Objectives
- Power Estimation Methodology
- Example Analysis/Estimation Tools
- Power Optimization Flow
- Example Minimization Techniques
- Summary

USC M. Pedram








Example Applications


- Portable Electronics (PC, PDA, Wireless)
- Ultra-Low-Power Circuits (Pacemaker)
- Space Missions (Miniaturized Satellites)
- IC Cost (Packaging and Cooling)
- Reliability (Electromigration, Latch-up)
- Signal Integrity (Switching Noise, DC Voltage Drop)
- Thermal Design


USC M. Pedram
























































Higher Order DMTs

A lag-k Markov chain which correctly models the input sequence, also models the joint *k*-step conditional probabilities of the primary inputs and state lines










Characteristic Profile


- Instruction mix
- Average instruction size (if applicable)
- Clocks per instruction
- · Branch prediction miss rate
- Instruction cache miss rate
- Data cache read/write miss rate
- Pipeline stall rate
- Speculative execution and register renaming are not considered
- Target micro-processor: A super-scalar pipelined CPU with branch prediction (Intel's Pentium chip)

USC M. Pedram










University of Southern California 17

Dual Bit Type Model

Consider a data path block:

$$Pwr = C_0 + C_1 \cdot S_1 + C_2 \cdot S_2 + C_3 \cdot S_3 + C_4 \cdot S_4$$





S₁ S₂: avg. switching activity of LSB (MSB) region of operand 1

S₃ S₄: avg. switching activity of LSB (MSB) region of operand 2

USC M. Pedram


Input/Output Data Model

Consider a data path block:


$$Pwr = C_0 + C_1 \cdot S_1 + C_2 \cdot S_2 + C_3 \cdot S_3$$


S₁ S₂: avg. switching activity of operands 1 and 2


S₃: avg. switching activity of output





USC M. Pedram

















Summary

- CAD flows and tools can reduce power dissipation in VLSI circuits and systems by a factor of 5 - 8 X over the next three years
- Process and voltage scaling can provide another factor of 8 - 12 X
- Commercial tools for gate-level and circuitlevel power estimation and optimization exist
- High level power analysis and estimation tools are a key enabling technology
- Early Design planning and system-level design and power optimization tools are needed

USC M. Pedram