

# **POWER ANALYSIS AND OPTIMIZATION**

**Massoud Pedram  
University of Southern California  
Department of EE-Systems  
Los Angeles CA 90089**

USC



M. Pedram

## **Outline**

- **Motivation and Objectives**
- **Power Estimation Methodology**
- **Example Analysis/Estimation Tools**
- **Power Optimization Flow**
- **Example Minimization Techniques**
- **Summary**

USC

M. Pedram




## Example Applications

- **Portable Electronics (PC, PDA, Wireless)**
- **Ultra-Low-Power Circuits (Pacemaker)**
- **Space Missions (Miniaturized Satellites)**
- **IC Cost (Packaging and Cooling)**
- **Reliability (Electromigration, Latch-up)**
- **Signal Integrity (Switching Noise, DC Voltage Drop)**
- **Thermal Design**

USC

M. Pedram



## Digital Camera Circuit







USC



M. Pedram



Source : LSI Logic






























## Higher Order DMTs


A lag- $k$  Markov chain which correctly models the input sequence, also models the joint  $k$ -step conditional probabilities of the primary inputs and state lines



USC



M. Pedram



## High Order DMT Results





USC

M. Pedram









## Dual Bit Type Model

Consider a data path block:

$$Pwr = C_0 + C_1 \cdot S_1 + C_2 \cdot S_2 + C_3 \cdot S_3 + C_4 \cdot S_4$$

Sign bit

**Module**

$S_1 S_2$  : avg. switching activity of LSB (MSB) region of operand 1  
 $S_3 S_4$  : avg. switching activity of LSB (MSB) region of operand 2

USC M. Pedram

## Input/Output Data Model

Consider a data path block:

$$Pwr = C_0 + C_1 \cdot S_1 + C_2 \cdot S_2 + C_3 \cdot S_3$$

$S_1 S_2$  : avg. switching activity of operands 1 and 2  
 $S_3$  : avg. switching activity of output

**Module**

USC M. Pedram


## Bitwise Data Model

Consider a random logic block:

$$Pwr = C_0 + \sum_{inputs} C_i \cdot S_i$$

$S_i$  : avg. switching activity of input signal  $i$


More parameters lead to a higher degree of accuracy, but increase the computational overhead



The diagram shows a central rectangular block labeled "Module". On the left side, there are two groups of three horizontal arrows pointing into the module, representing multiple input signals. On the right side, there are two groups of three horizontal arrows pointing out of the module, representing multiple output signals. Dotted lines separate the two groups of inputs and outputs.

USC
M. Pedram

## Cycle-Accurate Macro-Models



The diagram features a central octagonal node labeled "Cycle-Accurate Macro-Models". Six arrows radiate from this central node to surrounding rectangular boxes, each representing a different metric: "Average Power" (top-left), "Peak Power" (bottom-left), "Power Distribution" (top), "Signal Integrity" (bottom), "Switching Noise" (top-right), and "DC Voltage Drop" (bottom-right).

USC
M. Pedram

