

Memory Bus Encoding for Low Power: A Tutorial

Wei-Chung Cheng and Massoud Pedram

University of Southern California
Department of EE-Systems
Los Angeles CA 90089

Outline

- Background
- Memory Bus Encoding Techniques
 - Algebraic codes
 - Permutation codes
 - Probabilistic codes
- Conclusions

ISQED 2001

Power Dissipation Equation

- $P \sim V^2 C f N$
- Low Power Techniques
 - Voltage Scaling
 - Capacitance Reduction
 - Frequency Scaling
 - Switching Activity Reduction
- Memory Modules
 - Fixed
 - High
 - High
 - Memory Bus Encoding

ISQED 2001

Bus Encoding Example

◇ Binary Code

A1: 0000
A2: 0001
A3: 0010
A4: 0011

SA=6


◇ Gray Code

B1: 0000
B2: 0001
B3: 0011
B4: 0010

SA=4

ISQED 2001

Generic Bus Encoding Architecture



ISQED 2001

Bus Encoding Taxonomy

- | | | |
|----------------|------------------------|------------------------------|
| ◇ Redundancy | ◇ Irredundant: | Gray, Pyramid |
| | ◇ Redundant: | T0, Bus Invert, Working Zone |
| ◇ Circuit | ◇ Non-terminated | TTL, LVCMOS |
| | ◇ Terminated | RAMBUS, GTL |
| ◇ Signal Level | ◇ Level Signaling | |
| | ◇ Transition Signaling | |
| ◇ Location | ◇ On-chip Bus | Between CPU core and Caches |
| | ◇ Host Bus | Between Pentium and Chipset |
| | ◇ Memory Bus | Between Chipset and DRAM |
| ◇ Address/Data | ◇ Separated | |
| | ◇ Multiplexed | |
| ◇ Multiplexing | ◇ Non-multiplexed | SRAM |
| | ◇ Multiplexed | DRAM |

ISQED 2001

Code Classification

1. Algebraic Codes

$c_i \text{ op } x$: op is a binary operation

2. Permutation Codes

$f(c_i)$: f is a fixed function

3. Probabilistic Codes

$f_x(c_i)$: f_x is an application-specific function

ISQED 2001

1 Algebraic Framework

- Decoding

– $c_i \text{ op } x$

- Notation

$\langle \{x\}, \text{op} \rangle$

ISQED 2001

Bus Invert: $\langle\{0,1\},XOR\rangle$

- Stan, TVLSI 1995
- Extra signal: *INV*
 - $s_i = c_i$ if *INV*=0
 - $s_i = c_i \text{ xor } 1$, if *INV*=1
- Encoding
 - Hamming distance

ISQED 2001

Partial Bus Invert: $\langle\{0,x\},XOR\rangle$

- Shin et al., ISLPED 1998
 - Bus Partitioning
- Extensions
 - M-redundant Bus Invert
 - Spatial partitioning
 - Interleaving Partial Bus Invert, ICVC 1999
 - Temporal partitioning

ISQED 2001

Transition Signaling: $\langle \{c_{i-1}\}, XOR \rangle$

- Decoding function

$$s_i = c_i XOR c_{i-1}$$

- Efficient when c_i and c_{i-1} are similar

ISQED 2001

T0: $\langle \{s_{i-1}\}, Add, 1 \rangle$

- Benini et al., Great Lakes VLSI Symp. 1997

- Extra signal: *INC*

$$s_i = s_{i-1} \text{ add } 1, \quad \text{if } INC=1$$

$$s_i = c_i, \quad \text{if } INC=0$$

- Effective for sequential access patterns
- Prediction

ISQED 2001

Prediction-based: $\langle \{s_{i-1}\}, \text{XOR}, 1 \rangle$

- Ramprasad et al., TVLSI 1999
 - Inc-Xor
- Fornaciari et al., CODES 2000
 - Offset-Xor
 - T0-Xor
- For sequential access patterns

ISQED 2001

Hybrid Encoding

- Benini et al, DATE 1998
- Instruction/Data interleaving
- T0 for instructions; Bus Invert for data
- Examples
 - T0_BI
 - Dual_T0
 - Dual_T0_BI

ISQED 2001

Working Zone: $\{a[], ADD\}$

- Musoll et al, TVLSI 1998
- Instruction/Data segments
- Offset
- One-hot coding

ISQED 2001

Comparison

- | | | |
|------------------------|---------------|----------|
| • Binary | \emptyset | Identity |
| • Bus Invert | $\{0,1\}$ | XOR |
| • Partial Bus Invert | $\{0,x\}$ | XOR |
| • Transition Signaling | $\{c_{i-1}\}$ | XOR |
| • T0 | $\{c_{i-1}\}$ | ADD_1 |
| • Inc-Xor | $\{c_{i-1}\}$ | XOR_1 |
| • Working Zone | $\{x[]\}$ | ADD |

ISQED 2001

2. Permutation Codes

- Fixed function: $f(c_i)$
- Irredundant
- Do not need the previous word s_{i-1} or c_{i-1}
- Examples
 - Gray code
 - Pyramid code
- For sequential access patterns

ISQED 2001

Gray Code

- Su et al., ISLPED 1995
- Only one transition between consecutive words
- For address busses

ISQED 2001

Pyramid Code

- Cheng et al., ISPLED 2000
- For multiplexed DRAM address busses
- No transition between consecutive words
- 50% switching activity reduction

ISQED 2001

3. Probabilistic Code

- Given a program trace
- Statistics Information
 - First-order: $f(c_i)$
 - Second-order (pair-wise): $f(c_{i-1}, c_i)$
- Examples
 - Static analysis
 - Limited-weight code, Beach code, Clustered and Discretized code
 - Dynamic analysis
 - Adaptive, Codebook-based

ISQED 2001

Limited Weight Code

- Stan et al., TVLSI 1997
- *K*-limited code
- First-order analysis
- First-order encoding

ISQED 2001

Beach Code

- Benini et al., TVLSI 1998
- Second-order analysis
- First-order encoding

ISQED 2001

Entropy-reduced Framework

- Ramprasad et al., TVLSI 1999

- Functions

- F : predict
 - Identity
 - increment
- $f1$: error
 - Xor
 - Difference
- $f2$: entropy
 - Invert
 - Probability (pbm)
 - Value (vbm)

- Examples

Code-name	F	$f1$	$f2$
=====	=====	====	====
xor-pbm	identity	xor	pbm
inc-xor	incrm	xor	identity

- Second-order analysis; First-order encoding

- $\langle \{s_{i-1}\}, \text{xor} \cdot f(c_i) \rangle$

ISQED 2001

Transition Encoding

- Benini et al, DAC 1999
- Second-order analysis
- Second-order encoding
 - Encode transitions instead of words
- Static
 - Exact
 - Clustered
 - Discretized
- Adaptive

ISQED 2001

Codebook

- Komatsu et al., Great Lakes VLSI Symp. 1999
- Second-order analysis
- Second-order encoding
- Sort and encode dynamically

ISQED 2001

More Recent Work

- Coupling-driven encoding
 - Kim et al., ICCAD 2000
 - Sotirsadis et al., ICCAD 2000

ISQED 2001

Conclusions

- Encoding can reduce the switched capacitance on a bus
- Different types of codes have been proposed, each applicable to a particular type of bus and data access pattern
 - Algebraic codes
 - $\langle \{x\}, op \rangle$
 - Permutation codes
 - Probabilistic codes
 - Analysis/Encoding
 - First-order
 - Second-order
 - Static vs. Adaptive

ISQED 2001