

USC
Low Power
CAD

Low Power Design Methodologies and Techniques: An Overview

Massoud Pedram
Department of EE-Systems
University of Southern California
Los Angeles CA 90064
pedram@ceng.usc.edu

Massoud
Pedram

USC
Low Power
CAD

Outline

- Introduction
- Analysis/Estimation Techniques
- Synthesis/Optimization Techniques
- Summary

Massoud
Pedram

USC
Low Power
CAD

What Is the Power Problem?

- **Power: Biggest challenge facing the industry**
 - ⇒ Power goes up 2X per generation for high end CPU
- **CAD/analysis tools are excellent at enabling tradeoffs**
 - ⇒ But what if performance cannot be traded-off?
 - ⇒ Need innovative CAD solutions to reduce Power

[Source: Microprocessor Report]

Massoud Pedram


USC
Low Power
CAD

Process Technology Trend

	1997	1999	2001	2003	2006	2009	2012
Min. Feature Size (μm)	0.25	0.18	0.15	0.13	0.1	0.07	0.05
Threshold Voltage (V)	0.5	0.45	0.4	0.35	0.3	0.25	0.2
T_{ox} (nm)	5	4	3	3	2	1.5	1
$C_{\text{interconnect}}$ (aF/ μm)	50	36	29	21	20	16	14
Normal I_{on} ($\mu\text{A}/\mu\text{m}$)(NMOS/PMOS)	600/280	600/280	600/280	600/280	600/280	600/280	600/280
Max I_{off} ($\mu\text{A}/\mu\text{m}$) (For minimum L device)	1	1	3	3	3	10	10
Supply Voltage (V)	2.5	1.8	1.8	1.5	1.2	0.9	0.6
On-chip across-chip clock freq. (MHz)	350	526	727	928	1108	1468	1827
Off-chip peripheral bus freq. (MHz)	75/175	100.263	100/362	125/464	125/554	150/734	150/913
Usable transistors (millions / cm^2)	8	14	16	24	40	64	100
Chip size (cm^2)	3	3.4	3.85	4.3	5.2	6.2	7.5
Chip pad count	256-800	300-976	352-1193	413-1458	524-1968	666-2656	846-3578

Cost-Perf. Designs - notebooks, desktop personal computers, telecom

Massoud Pedram Data extracted from NTRS'97



USC
Low Power
CAD

Example Applications

- Portable Electronics (PC, PDA, Wireless)
- IC Cost (Packaging and Cooling)
- Reliability (Electromigration, Latch-up)
- Signal Integrity (Switching Noise, DC Voltage Drop)
- Thermal Design

Where Does the Power Go?

Varies from one design to next

Massoud Pedram

USC
Low Power
CAD

What Has Worked?

- ❑ **Voltage and process scaling (3x/Generation)**
- ❑ **Design methodologies**
 - ⇒ Power management through HW/SW, trade area for lower power
- ❑ **Architecture Design**
- ❑ **Power down techniques**
 - ⇒ Clock gating, dynamic power management
- ❑ **Dynamic voltage scaling based on workload**
- ❑ **Power conscious RT/ logic synthesis**
- ❑ **Better cell library design and resizing methods**
 - ⇒ Cap. reduction, threshold control, transistor layout



Massoud Pedram

USC
Low Power
CAD

Opportunities for Power Savings

Design Stage	Savings Potential	Key Opportunities
System	> 70 %	HW/SW Co-design Custom ISA Algorithm Design Communication Synthesis
Behavioral	40-70 %	Scheduling, Binding Pipelining Behavioral Transformations
RT-Level	25-40%	Clock Gating, Precomputation Operand Isolation State Assignment, Retiming
Logic	15-25 %	Logic Restructuring Technology Mapping, Rewiring Pin Ordering & Phase Assignment
Physical	10-15 %	Fanout Optimization, Buffering Transistor Sizing, Placement Partitioning, Clock Tree Design Glitch Elimination

Massoud Pedram



USC
Low Power
CAD

Power Dissipation Equations

CMOS circuits only dissipate power when node voltages are changing

$$P = 0.5CV_{DD}^2 fN + Q_{SC}V_{DD}fN + I_{leak}V_{DD}$$

f: frequency of clocking
N: number of times gate switches in a clock cycle

short circuit charge
 leakage current

Massoud
Pedram

USC
Low Power
CAD

Power Estimation Techniques

- **Static (non-simulative) - useful for synthesis and architectural exploration**
 - ⇒ Probability-based
 - ⇒ Entropy-based
- **Dynamic (simulative) - useful for final power evaluation and validation**
 - ⇒ Direct (flat and hierarchical)
 - ⇒ Sampling-based
 - ⇒ Compaction-based
- **Hybrid (high-level simulation + low-level analytical model evaluation)**
 - ⇒ Power macromodels for datapath, control, memory
 - ⇒ Instruction-level models for microprocessors, DSPs

Massoud
Pedram

USC
Low Power
CAD

Probabilistic Power Estimation

- Capture primary input and register output statistics
 - ⇒ E.g., signal probability, switching activity, spatio-temporal correlation
- Obtain load capacitances for all nodes
 - ⇒ Estimate at the RT and logic level
 - ⇒ Extract after layout
- Propagate input statistics throughout the circuit
 - ⇒ Account for reconvergent fanout,
 - ⇒ Use appropriate delay model
 - ⇒ Iterate in the case of finite state machines
- Calculate node power and hence total power

Massoud Pedram

USC
Low Power
CAD

Zero Gate Delays

The diagrams show three scenarios for a circuit with two gates, g_1 and g_2 , and output f . Each gate has a '0' inside, indicating a zero delay model.

- Scenario 1:** g_1 has inputs 0 and 1. Its output is 0. g_2 has inputs 0 and 1. Its output is f .
- Scenario 2:** g_1 has inputs 1 and 0. Its output is 1. g_2 has inputs 0 and 0. Its output is f .
- Scenario 3:** g_1 has inputs 1 and 1. Its output is 1. g_2 has inputs 0 and 0. Its output is $f = 0$.

Massoud Pedram

USC
Low Power
CAD

General Gate Delays

A gate may switch many times for a vector pair

Massoud Pedram

USC
Low Power
CAD

Static Probabilities

Define p_g as static probability of $g = 1$

For AND gate: $p_I = p_A \cdot p_B$

For OR gate: $p_J = 1 - (1 - p_B) \cdot (1 - p_C)$

Above equations assume that A , B and C are uncorrelated

Massoud Pedram

Computing Static Probabilities

$$f = a b + b c$$


Write f as a disjoint sum-of-products expression where each product-term has a null intersection with any other

$$f = a b + \bar{a} b c$$

Then,

$$p_f = p_a \cdot p_b + (1 - p_a) \cdot p_b \cdot p_c$$

Spatial Correlations



$p_K \neq p_I \cdot p_J$ since I and J are correlated
- both depend on B

Need to compute static probabilities taking into account the spatial correlations

USC
Low Power
CAD

Temporal Correlations

I
 0101010010101010
 J
 010001101101011000
 K $p_K = p_I p_J$

For temporally uncorrelated data,
 $sw_K = 2 \cdot p_I p_J \cdot (1 - p_I p_J)$
For temporally correlated data, this is not true
E.g., every 1 on input I is immediately followed by a 0

Need to compute switching probabilities
taking into account the temporal correlations

Massoud
Pedram



USC
Low Power
CAD



Sequential Circuits



Two issues for sequential circuits:
Probability of machine being in a particular state
Correlation in time: Given a primary input and present state, next state is uniquely determined by the next state combinational logic



Solutions:
Solve C-K Equations for calculating steady state probabilities
Unroll the state machine



Massoud
Pedram











USC
Low Power
CAD

Higher Order DMTs

A lag-k Markov chain which correctly models the input sequence, also models the joint k -step conditional probabilities of the primary inputs and state lines



Massoud
Pedram

USC
Low Power
CAD

High Order DMT Results

Benchmark	Order 1 (%)	Order 2 (%)
s9234	~5	~2
s820	~12	~5
s5378	~5	~2
s1423	~8	~3
s1196	~6	~2
shiftreg	~25	~2
planet	~58	~12
mc	~35	~2
dk17	~15	~2
bbara	~18	~2


Massoud
Pedram



USC
Low Power
CAD

Dual Bit Type Model

Consider a data path block:

$$Pwr = C_0 + C_1 \cdot S_1 + C_2 \cdot S_2 + C_3 \cdot S_3 + C_4 \cdot S_4$$


Sign bit

MSB region LSB region

Module


$S_1 S_2$: avg. switching activity of LSB (MSB) region of operand 1
 $S_3 S_4$: avg. switching activity of LSB (MSB) region of operand 2

Massoud Pedram

USC
Low Power
CAD

Bitwise Data Model

Consider a random logic block:



$$Pwr = C_0 + \sum_{inputs} C_i \cdot S_i$$


Module

S_i : avg. switching activity of input signal i

More parameters lead to a higher degree of accuracy, but increase the computational overhead

Massoud Pedram



USC
Low Power
CAD

Regression Analysis

Variable reduction: find the “most significant” variables, by using a statistical test

After variable reduction

Population stratification: makes the macro-model accuracy less sensitive to different input conditions

Training set design: reduces the macro-model bias

A general linear regression model:
$$Pwr = C_0 + \sum_{i=1}^k C_i \cdot X_i$$

Massoud Pedram

USC
Low Power
CAD



Integrated Macro-Modeling Flow



```



    graph TD
      subgraph Input
        direction LR
        A(Powermill Netlist)
        B(Powermill Config.)
        C(Technology File)
      end
      A --> D[Spatial Correlation Analysis for Primary Inputs]
      D --> E[Training Set Generation and Simulation]
      E <--> F[Circuit Simulator Powermill]
      E --> G[Variable Reduction and Curve Fitting]
      G --> H[Library Generation]
      H --> I(Macro-model Library)
      subgraph Output
        direction LR
        I
      end
  
```

Program Flow

Massoud Pedram







USC
Low Power
CAD

RTL Optimization for Low Power

- **Resource Assignment**
 - ⇒ Module and/or register allocation and binding
- **Clock Gating**
- **State Encoding**
 - ⇒ Two-level and multi-level logic realizations
- **Multiple Supply Voltage Scheduling**
 - ⇒ Pipelined and non-pipelined designs

Massoud
Pedram



USC
Low Power
CAD

Register Assignment for Low Power

Avoid value change at the input of functional units during idle cycles

$$Z = \frac{a}{x^2} + \frac{b}{x} + c = \frac{1}{x} \left(\frac{a}{x} + b \right) + c$$

Massoud
Pedram



USC
Low Power
CAD

Module Assignment for Low Power

Do module binding to minimize the input toggling of modules

$$O_1 = a \cdot x + b \cdot y$$

$$O_2 = c \cdot x + d \cdot y$$

$$O_3 = e \cdot x + f \cdot y$$



Massoud Pedram

USC
Low Power
CAD

Gated Clocks

Disable clocking of input registers if the current instruction does not access it

Massoud Pedram




Technology Mapping

Outputs of nodes of combinational circuit mapped to library gates under the cost function of load capacitance multiplied by the switching activity

To minimize power dissipation, high switching activity points are either hidden within gates or driven by smaller gates

Minimum power realization under zero delay model can be obtained using dynamic programming

Circuit and Gate Library



<u>Gate</u>	<u>Area</u>	<u>Intrinsic</u> <u>Capacitances</u>	<u>Input Load</u> <u>Capacitances</u>
INV	928	0.1029	0.0514
NAND2	1392	0.1421	0.0747
AOI22	2320	0.3410	0.1033

USC
Low Power
CAD

Minimum Area Mapping

AOI22

Area = $2320 + 928 = 3248$

Power = $0.179 (0.3410 + 0.0514) + 0.179 (0.1029)$
 $= 0.0887$

Note: Ignore capacitances at circuit inputs

Massoud
Pedram

USC
Low Power
CAD

Minimum Power Mapping

Area = $1392 * 3 = 4176$


Power = $0.109 (0.1421 + 0.0747) * 2 + 0.179 (0.1421)$
 $= 0.0726$

Massoud
Pedram

Sequential Precomputation

- Selectively precompute the outputs of the logic circuit one clock cycle before they are required and use the precomputed values to reduce switching activity in the next clock cycle



Original Circuit



Predictor functions:

$$g_1 = 1 \Rightarrow f = 1$$

$$g_2 = 1 \Rightarrow f = 0$$



USC
Low Power
CAD

Layout Optimization for Low Power and Noise

- Floorplanning and/or Placement
- Gate Resizing
- Gated Clock Tree Design
- Driver Design
- Chip-Package Interface Design
- Power Bus Planning and Sizing

Massoud Pedram

USC
Low Power
CAD

Gated Clock Tree Design

The diagram illustrates a gated clock tree design. A central box labeled "Controller" is connected to a "source" (represented by a square) and multiple "sinks" (represented by 'X' marks). The clock tree edges are shown as solid lines, and the gate control signals are shown as dashed lines. Steiner points are represented by small circles. The legend indicates: 'X' - sinks, ● - Steiner points, solid line - clock tree edges, dashed line - gate control signals.

- ⇒ Clock tree : binary tree
- ⇒ Controller tree : star tree

Massoud Pedram

USC
Low Power
CAD

Clock Tree Layout

The diagram illustrates a clock tree layout. A central node labeled 'source' is connected to several Steiner nodes (represented by circles). These Steiner nodes are further connected to sinks (represented by 'X' marks). The connections between Steiner nodes and sinks are labeled as 'Merging sectors'. A legend on the right identifies the symbols: a circle for 'Steiner nodes', an 'X' for 'Sinks', and a line for 'Merging sectors'.

- Steiner nodes
- × Sinks
- Merging sectors

⇒ Use the Deferred Merge Embedding algorithm to layout the clock tree

⇒ The bottom-up merging process is guided by the minimum switched capacitance heuristic

⇒ Top-down phase determines the exact locations of the Steiner nodes in their respective merging sectors

Massoud Pedram

USC
Low Power
CAD

Buffered clock tree versus Gated clock tree

The figure contains two bar charts comparing three clock tree types: Buffered, Gated, and Gate Red. across five stages (r1 to r5). The legend indicates: Buffered (light gray), Gated (dark gray), and Gate Red. (white).

Switched Capacitance

Stage	Buffered	Gated	Gate Red.
r1	~80	~100	~50
r2	~150	~200	~100
r3	~250	~300	~150
r4	~350	~450	~200
r5	~550	~750	~400

Area

Stage	Buffered	Gated	Gate Red.
r1	~5	~10	~5
r2	~5	~15	~5
r3	~5	~25	~10
r4	~10	~55	~25
r5	~10	~65	~40

⇒ The average module activity was set to 40%

Massoud Pedram

Conclusions

- **Analysis tools :**
 - ⇒ **Simulation based techniques provide the best accuracy**
 - ⇒ **Transistor level power estimation is mature; a satisfactory gate and RT level simulation engine is needed**
 - ⇒ **Probability-based techniques are good for relative accuracy analysis and to guide the synthesis engine**
- **Optimization Tools:**
 - ⇒ **Gate level optimization / re-mapping provides 20-40% power reduction**
 - ⇒ **Behavioral and RTL power synthesis provides 40-60% power reduction**
 - ⇒ **System-level optimization provides 2-5 X power reduction**
- **Power analysis, tradeoffs and optimizations for design levels higher than RTL are not mature**