

USC
Low Power
CAD

High-Level Design Challenges and Solutions for Low Power Systems

Massoud Pedram
University of Southern California
Department of EE-Systems
Los Angeles CA 90089-256
Email: massoud@zugros.usc.edu

Massoud
Pedram

USC
Low Power
CAD

Outline


- Introduction
- OS-Directed Power Management
- Compiler-Based Power Optimization
- Summary

Massoud
Pedram


USC
Low Power
CAD

Why Low Power Design


Battery lifetime




Cooling and energy costs



Environmental concerns



System reliability



Massoud Pedram


USC
Low Power
CAD

Process Technology Trend



	1997	1999	2001	2003	2006	2009	2012
Min. Feature Size (μm)	0.25	0.18	0.15	0.13	0.1	0.07	0.05
Threshold Voltage (V)	0.5	0.45	0.4	0.35	0.3	0.25	0.2
T_{ox} (nm)	5	4	3	3	2	1.5	1
$C_{\text{interconnect}}$ (aF/ μm)	50	36	29	21	20	16	14
Memory @ samples/introduction (G)	0.256	1	*	4	16	64	256
Max I_{off} ($\mu\text{A}/\mu\text{m}$) (For minimum L device)	1	1	3	3	3	10	10
Minimum Supply Voltage (V)	2.5	1.8	1.5	1.5	1.2	0.9	0.6
On-chip across-chip clock freq. (MHz)	400	600	700	800	1100	1400	1800
Off-chip peripheral bus freq. (MHz)	75/175	100/263	100/362	125/464	125/554	150/734	150/913
ASIC usable xtors (millions / cm^2)	8	14	16	24	40	64	100
Chip size (cm^2)	3	3.4	3.85	4.3	5.2	6.2	7.5
Chip-to-package (pad) count	800	975	1195	1460	1970	2655	3585



Cost-Perf. Designs - notebooks, desktop personal computers, telecom

Massoud Pedram Data extracted from NTRS'97



- USC
Low Power
CAD
- ## What Has Worked
- ❑ Voltage and process scaling
 - ❑ Design methodologies
 - ⇒ Power-aware design flows and tools, trade area for lower power
 - ❑ Architecture Design
 - ❑ Power down techniques
 - ⇒ Clock gating, dynamic power management
 - ❑ Dynamic voltage scaling based on workload
 - ❑ Power conscious RT/ logic synthesis
 - ❑ Better cell library design and resizing methods
 - ⇒ Cap. reduction, threshold control, transistor layout
- Massoud Pedram








USC
Low Power
CAD



ACPI: An Industrial Standard



- ❑ **Advanced Configuration and Power Interface (ACPI) [Intel, Microsoft, Toshiba]**
- ❑ **Interface between OS and hardware**
- ❑ **Abstract, hierarchical finite-state machine**
- ❑ **Each state represents power and performance levels**
- ❑ **Global power states:**
 - ⇒ *Mechanical off: power failure*
 - ⇒ *Soft off: OS reboot needed*
 - ⇒ *Sleep: entire system sleep, waiting for wake-up signals*
 - ⇒ *Working: system is operational*
 - ⇒ *Legacy: backward compatibility*
- ❑ **Policy selection:**
 - ⇒ *No concrete proposal (left to the engineer's decision)*

Massoud Pedram













Shortcomings of Previous Approaches

- Performance highly depends on workload characteristics
- No guarantee of optimality
- Cannot handle more than two power states
- Cannot handle complex systems

Stochastic Approaches

- A generalized approach based on continuous-time Markov decision processes
- Adaptive and efficient
- Achieves optimal power under any given delay constraint (or vice versa)
- Can be extended to handle non-stationary data, multiple servers and requesters, correlations among system state transitions





USC
Low Power
CAD

Problem Formulation

Find an optimal power management policy such that the system consumes minimum power while meeting a performance requirement

Power

Solution space (all possible policies)

Delay

Optimal policy

Delay constraint

Massoud Pedram

USC
Low Power
CAD

Policy Optimization

- Linear Programming
 - ⇒ Optimal randomized policy (global optimal)
- Non-linear Programming
 - ⇒ Optimal deterministic policy
- Branch & Bound Algorithm
 - ⇒ Optimal deterministic policy
- Policy Iteration
 - ⇒ Heuristic only finds “convex” optimal policy
 - ⇒ Much faster than other algorithms

Massoud Pedram

USC
Low Power
CAD

Experimental Setup

- ❑ **Model construction**
 - ⇒ SP model with four states
 - ⇒ SR model with one state
 - ⇒ SQ model of length 5
 - ⇒ Exponential distribution of request inter-arrival times
- ❑ **Comparison with other approaches**
 - ⇒ N-policy: Turn off the SP when the SQ is empty; Turn on the SP when there are N requests in the queue
 - ⇒ Optimal when SP has two states

Massoud Pedram


USC
Low Power
CAD

Power Savings 1


Approach	Power Improvement
Timeout Tout=20	~43.00%
Timeout Tout=40	~44.00%
Timeout Tout=60	~18.00%
Greedy	~20.00%

❖ In each case, we satisfy the constraint on average waiting time for requests

Massoud Pedram



- USC
Low Power
CAD
- ### Power-Aware C/C++ Compilers
- ❑ There exists a large amount of C/C++ code; rewriting them for low power is impractical. Instead we can recompile them for low power
 - ❑ A power-aware compiler can help in choosing the best hardware architecture
 - ❑ Compiler can insert commands into the application programs so that they can in turn provide detailed information to the OS for more effective power management
- Massoud Pedram



USC
Low Power
CAD

Compiler-based Power Optimization

- Reduce signal switching activities
 - ⇒ Prefer similar tags in cache (shorter Hamming distance)
 - ⇒ Replace expensive operations by inexpensive ones
 - 0, 1, 4, 9, 16, 25...
 - $F(l) = l * l$
 - $F(l+1) = F(l) + 2 * l + 1$
 - ⇒ Reorder instructions to reduce switching activity in control flow
 - ⇒ Select register number to reduce switching activity in data path
- Reduce cache misses
 - ⇒ Reorder aggregate data structure to improve spatial locality and reduce cache miss

Massoud Pedram

USC
Low Power
CAD

DRAM Address Bus Encoding

- ❑ **Example:**
 - ⇨ **4-bit address space, 2-bit bus**
- ❑ **Minimize switching activity on the 2-bit bus**
- ❑ **Modeled as an Eulerian Cycle Finding Problem**
- ❑ **Also works for the Burst Read mode**

Eulerian		Gray		Binary	
value	b1b0	value	b1b0	value	b1b0
0000	00	0000	00	0000	00
0001	00	0001	00	0001	00
0101	01	0011	00	0010	00
0100	01	0010	00	0011	00
0011	00	0110	01	0100	01
1111	11	0111	01	0101	01
1101	11	0101	01	0110	01
0111	01	0100	01	0111	01
1110	11	1100	11	1000	10
1001	10	1101	11	1001	10
0110	01	1111	11	1010	10
1010	10	1110	11	1011	10
1000	10	1010	10	1100	11
0010	00	1011	10	1101	11
1011	10	1001	10	1110	11
1100	11	1000	10	1111	11
	8 + 8 = 16		16 + 16 = 32		15 + 15 = 30

Massoud Pedram

USC
Low Power
CAD

Conclusions

- ❑ **Low power design is a critical area of research and development**
- ❑ **Need early power analysis and estimation to enable high level optimizations**
- ❑ **OS-directed power management and compiler-based power optimization hold the key to significant power reduction**

Massoud Pedram